Luc Burgun, EVE 2014-06-05T14:51:58+00:00







Name:Luc Burgun
Designation:CEO and President, Emulation and Verification Engineering S.A, EVE.
Title:Emulation Prime Time in SoC Design Verification


Hardware emulation has been known for well over 20 years.  Originally and during the 90’s it was limited to performing functional verification of the largest designs of the time, namely, CPU and graphics designs.  But starting in early 2000, and gradually until the end of the decade, it moved outside the original niche and developed into a major verification tool for most electronic designs in all markets.

We anticipate that in the next decade it will become the mandatory verification/validation technology for any new embedded design.  This presentation discusses the evolution of hardware emulation, and it highlights features and benefits in its deployment for hardware verification and embedded software validation of System-on-Chips (SOC) designs.

The presentation will conclude with the description of few customer successes in the adoption of hardware emulation.

Biography:  Dr. Luc Burgun is President and CEO of EVE, the leader in hardware/software co-verification, and was President of the supervisory board of Cofluent, a leader in ESL specification acquired by Intel in September 2011. Co-founder of EVE, Luc has about 20 years of experience in EDA, where he held engineering and executive positions. Prior to founding EVE, Luc Burgun headed the R&D team of Meta Systems, a wholly owned subsidiary of Mentor Graphics, specialized in hardware emulation systems. He has published numerous articles at international technical conferences and has been granted six patents on accelerated verification. Luc Burgun holds a Ph.D degree in Logic Synthesis from the University of Pierre and Marie Curie, Paris, France.

Verification Futures Conference Presentation                Video Presentation 


The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.