Nick Heaton, Cadence 2014-06-05T14:52:46+00:00





Name:Nick Heaton
Designation:Senior System and SoC Solutions Architect, Cadence
Title: The driving forces & industry innovaton in SoC analysis and verification

Abstract:The massive integration of capabilities in mobile devices has produced an explosion in the complexity of the SoCs that drive them. These devices regularly exceed 100 substantial IP blocks and 100+ millions of gates of logic. Multi-core processing is necessary to drive the growth in real-time consumer applications. The number of variables for architecting the SoCs is beyond what can be evaluated statically or with spreadsheets. The industry is exploring how to leap ahead in productivity and to manage the complexity of the system architecture, system development, and system verification.

This talk will cover the leading edge innovations and major industry trends in these areas. From earlier dynamic architectural analysis, software driven verification, through the increasing use of advanced verification automation. The world of verification is rich with innovation!

Biography: Nick Heaton is an ASIC and EDA veteran with more than 25 years of experience in the design and verification of complex SoCs. Nick graduated from Brunel University, London in 1983 with First Class Honors in Engineering and Management Systems, initially working as an ASIC designer for ICL in Bracknell. In 1993, he founded specialist ASIC Design and Verification Company Excel Consultants, servicing customers such as ARM® and Altera. In 2002, Nick joined Verisity (now Cadence) as Manager of Northern European Consulting Engineering. Nick currently works in the Cadence Research & Development organization as a Senior Solutions Architect with special responsibility for Interconnect Verification Automation and Performance Analysis.

Verification Futures Conference Presentation     Video Presentation

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.