Theo Drane, Imagination Technologies 2014-04-17T14:36:15+00:00

Imagination Technologies




Name:Theo Drane, Principle Design Engineer
Designation:Principal Datapath Engineer at Imagination Technologies
Title:The Power of Word-Level Formal Equivalency Checking


Given the ever increasing demands on verification and validation in the face of shrinking times to market, systemic complexity and the drive for increasingly robust and reliable IP generation – verification engineers are favouring formal techniques over more traditional constrained random testing. This talk will explore the ways in which Imagination Technologies has been adopting word-level formal equivalency checking, initially focussing on datapath. We have pushed the tools to perform property as well as equivalency checking and we continue to push the envelope in terms of application.


Theo Drane started working for the datapath consultancy Arithmatica in 2002 after completely a Mathematics degree from the University of Cambridge, UK. He moved to Imagination Technologies in 2005 where his interests are datapath optimisation, verification and validation.

After a two year sabbatical to work for an independent financial provider, Markit, he returned to Imagination to head up their datapath team while studying for a PhD at Imperial College London

Verification Futures Conference Presentation Not Available

Book you place for 2012:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.