Tim Blackmore, Infineon Technologies 2014-06-05T14:25:02+00:00

Infineon Technologies

Name: Tim Blackmore
Designation: Senior Staff Engineer in Verification, Infineon Technologies.
Challenges:
  • How do we make verification more agile to changing requirements?
  • How do we get to the point where there are fewer bugs in the verification environment than in the design?
  • How do we make the most of our simulation cycles?

Biography:

Tim is shortly due to return from a year in Bangalore where he is working on methodology improvements for verification and validation of IP for Infineon’s Aurix family of microcontrollers.  Prior to this he was CPU verification lead for Infineon’s TriCore performance cores. He has around 12 years experience in verification, including several years as a formal verification expert within Infineon.  He has published on verification and formal methods in several conferences, including DAC, DesignCon, DVCon and iFM, and has served on the Technical Panel Committee for DesignCon.  He has also published in leading journals on Information Theory and Mathematics and has a Ph.D. in Pure Mathematics.

Verification Futures Conference Presentation                Video Presentation

 

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.