Verification Futures Europe 2016 2016-03-01T15:55:38+00:00

Verification Futures is a unique one day conference, exhibition and industry networking event organised by TVS to discuss the challenges faced in hardware verification. The event gives the opportunity for end users to define their current and future verification challenges and collaborate with the vendors to create solutions. It’s also an excellent opportunity to network and catch up with other verification engineers across Europe.


When:Thursday, 4 February 2016
Where:Reading, UK – Holiday Inn, Wharfedale Road, Winnersh Triangle, Reading, RG41 5TS (M4 J10)


08:30Registration, Coffee and Networking
09:25Welcome: Mike Bartley, Test and Verification Solutions Ltd.
09:30Keynote Presentation:
The Next Generation of Verification Innovation
Fabian Delguste, Synopsys
10:00User Top Verification Challenges

EDA Presentations
10:30What You See Is What You Get Verification With VtoolAsi Lifshitz, Vtool
10:50Fault Analysis – What Is Your Real FIT Size – Avidan Efody, Mentor Graphics
11:10NMI – Your Champion for the UK Electronics Systems Industry – Pete Davy, NMI
11:15Refreshments, Networking & Meet the Sponsors
11:45Multi-track Sessions
Track #1: ASIC
Chaired by: Mike Bartley, T&VS

Track #2: FPGA
Chaired by: Pete Davy, NMI

12:45Lunch and Networking
13:45Managing a Secure Requirements Engineering Flow Within a Complex Product Family Environment in Order to Attain ISO26262 ComplianceSerrie-justine Chapman, T&VS
14:05Is Your Code as Cool as Expected?Kyriakos Georgiou, University of Bristol
14:25Standards and Architecture Considerations for Secure Hardware Design and VerificationRichard Marshall, Xitex
14:45Refreshments, Networking & Meet the Sponsors
The EDA Responses
15:15Rethinking Coverage in a Multi-Verification Tool Environment – Jörg Große, OneSpin Solutions
15:352016 Challenges and Beyond – Nick Heaton, Cadence
15:55Accelerate Your Next ASIC: Introducing the FPGA Co-emulator
Alex Grove, First EDA
16:15Panel Discussion – How Can We Solve The Challenges? Panel of experts drawn from the speakers and user community including representatives from: Synopsys, Vtool, Mentor, Cadence, OneSpin and Aldec.
16:45Meet the Sponsors in the Exhibition Area
17:00Event Closes

Agenda and timings subject to change.

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.