Exploitation for Fun and Profit 2018-03-04T09:13:21+00:00
Conference: Verification Futures 2016 (click here to see full programme)
Speaker: Chris Higgs (Lead Engineer)
Organisation: Potential Ventures
Presentation Title: Exploitation for Fun and Profit
Abstract: To make progress at a competitive pace our engineers must be able to adapt as an FPGA project evolves. The traditional approach of segregating hardware, software and verification teams hamstrings this flexibility and introduces inefficient communication paths. What does it look like if instead we group hardware, software and verification engineers into efficient multi skilled teams? What are the challenges and benefits of organising a company in this way?

To stay competitive we must learn to capitalise on the resources we have available, specifically taking advantage of:

  • Temporal locality of knowledge within our teams
  • Existing and proven tools, projects, IP and best-practice from both hardware and software development
  • The by-products of our engineering process such as metrics and metadata
Speaker Bio: Chris has over a decade of experience working with FPGAs in various industries. His software background has shaped his approach to RTL design and verification. For the past 3 years Potential Ventures has helped companies to improve their FPGA development capabilities through consulting, tooling, training and IP.
Presentation:
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.