Fault analysis – What Is Your Real FIT Size? 2016-02-18T12:26:06+00:00
Conference:Verification Futures 2016 (click here to see full programme)
Speaker:Avidan Efody (Verification Architect)
Organisation:Mentor Graphics
Presentation Title:Fault analysis – What is Your Real FIT Size?
Abstract:Accurately measuring a component’s Failures In Time (FIT) is key to keeping designs as simple as they should be, and avoiding over-design and schedule risks. To obtain ISO 26262 certification, users are required to calculate FIT rates and a set of derived “architectural metrics” that allow objective assessment of their safety concept. In this session we will discuss fault de-rating techniques available at various abstraction levels, and explain how they should all be combined to get a realistic estimate of FIT numbers and ISO 26262 architectural metrics.

  • What is FIT? What is base FIT?
  • How is FIT de-rated at various abstraction levels?
  • Techniques for FIT de-rating at RTL/Gate
Speaker Bio:Avidan Efody is a verification architect for Mentor Graphics, and an expert in listening to customers, distilling their problems, and helping them get to the optimal solution, preferably using Mentor tools. Prior to moving to EDA Avidan has been architecting and coding testbenches in a variety of languages/methodologies for a variety of companies including PMC-Sierra, Infineon, TI, Nokia-Siemens and others.

Recent problems he has been called to solve are fault analysis according to ISO 26262 specification, removal of adoption barriers for advanced verification methodologies within ISO 26262 and DO 254 flows, AMBA interconnect verification, Matlab-RTL integration and a few more. He’s proficient in SystemVerilog, OVM, UVM and a multitude of scripting languages such as Perl, TCL, PHP and JavaScript

Slides
Presentation:
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.