FPGA accelerated IP Validation 2016-02-18T12:29:03+00:00
Conference:Verification Futures 2016 (click here to see full programme)
Speaker:Andrew Gardner (Principal Design Engineer)
Presentation Title:FPGA accelerated IP Validation
Abstract:Simulation and Emulation don’t scale when verifying large multi-core, multi-cluster compute sub-systems. I will show how ARM utilised off-the-shelf FPGAs to construct an automated IP validation environment and why it is about more than just the hardware.

  • Payloads will determine your success or failure.
  • FPGAs are no longer black-boxes – visibility is critical to acceptance.
  • Key blockers to cycle accuracy in FPGA.
Speaker Bio:Andrew is currently responsible for the architectural specification of verification silicon and automation infrastructure.

In his previous role at ARM he led the FPGA group responsible for delivery of multi-FPGA implementations of CPU, interconnect fabric and systems IP. The primarily goal being IP validation where they built cycle-accurate systems with extensive debug features, working closely with IP validation leads and payloads groups to ensure the availability the right system configurations and test stimulus.

  • Presentations Slides: Pending
  • Video Presentation: Pending
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.