FPGA Verification: The NMI Survey Says . . . 2016-02-18T12:36:06+00:00
Conference:Verification Futures 2016 (click here to see full programme)
Speaker:Doug Amos
Organisation:Mentor Graphics on behalf of NMI
Presentation Title:FPGA Verification:  The NMI Survey Says . . .
Abstract:NMI repeated its FPGA Usage Survey in October 2015 yielding new insight on the design and verification of FPGAs in the UK and Ireland.

As the survey master, Doug Amos the NMI’s former FPGA Network director, will make the first public presentation of the key findings of the survey with specific focus on verification and validation.  The survey results will also be compared with a subset of data from the 2014 Wilson Research Group on Functional Verification Study (commissioned by Mentor Graphics).

  • Analysis of 2015 NMI FPGA usage survey
  • Compared and contrasted with European data subset of 2014 Wilson Research Group on Functional Verification Study
Speaker Bio:Doug was shocked to realise that he has been workng in programmable logic and FPGA for over 30 years. In that time he has held technical positions with Altera, Synplicity and Synopsys and has most recently been managing NMI’s FPGA activity. Doug has now embarked on a role as PMM on exciting new FPGA-related projects within Mentor Graphics.Doug did his first programmable logic design in 1983 at Racal and became a qualified “PIP-Pilot” back when LUTs were still a pretty neat idea. Since then, Doug has designed or supported countless FPGA and ASIC designs either as an independent consultant or working with the leading vendors.

Doug became Synplicity’s first engineer and Technical Director in Europe and has presented widely on FPGA design and FPGA-based prototyping since that time, co-authoring the FPGA-based prototyping Methodology Manual in 2011.

Doug holds an honours degree in Electrical and Electronic engineering from the University of Bath, England.

Slides
  • Presentations Slides: Pending
  • Video Presentation: Pending
Presentation:
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.