Making the most of your MATLAB Models to Improve Verification 2016-02-18T12:32:48+00:00
Conference:Verification Futures 2016 (click here to see full programme)
Speaker:Graham Reith, Industry Manager: Communication, Electornics & Semiconductors
Presentation Title:Making the most of your MATLAB Models to Improve Verification
Abstract:MATLAB is a popular environment for modelling algorithms before implementation in silicon. In this talk we will discuss how these models can be reused efficiently in the downstream verification activities, eg through integration with UVM verification environments, and also look at the opportunities to left-shift verification by refining the MATLAB model to include more implementation detail and improving the level of testing applied to the algorithm at the design stage. The objective is to reduce the number of issues found during verification, and thereby reducing the amount of rework, and the overall time to market.

In this session we describe:

  • Converting MATLAB functions to SystemVerilog modules using DPI-C
  • Improving the quality of models to reflect real-world implementation architectures and fixed-point effects, identifying design issues earlier
  • Improving the testbenches applied at the algorithm development stage, with coverage analysis and test vector generation
  • Interfacing MATLAB directly with RTL simulators to reuse algorithmic testbenches
Speaker Bio:Graham Reith joined MathWorks in 2002, and currently manages the Communications, Electronics and Semiconductors business in EMEA. His technical background includes both hardware and software development workflows, and he has worked on wireless communications, mixed-signal design, audio, image processing and computer vision applications.

In addition to representing the state-of-the-art of how MathWorks tools can be applied in EDA workflows today, Graham also seeks to identify areas where MathWorks should invest further to improve the tools for the future, working with the product development teams to define requirements for future releases

Before joining MathWorks, Graham worked in applied research, designing and implementing high-performance signal processing algorithms on DSPs and FPGAs for communications applications. Graham has a Master’s degree in Electronic Engineering from the University of York, UK.

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.