Rethinking Coverage in a Multi-Verification Tool Environment 2016-02-18T12:39:58+00:00
Conference:Verification Futures 2016 (click here to see full programme)
Speaker:Joerg Grosse (Product Manager)
Organisation:OneSpin Solutions
Presentation Title:Rethinking Coverage in a Multi-Verification Tool Environment
Abstract:As formal techniques become an essential ingredient of verification flows, a precise coverage metric for formally verified blocks is essential. Various techniques for measuring formal verification progress have been proposed, but many have limitations that make their use suspect. In addition, collating these coverage methods with that of simulation to provide an overall picture is hard. This presentation will compare and contrast various coverage methods for both precision and effectiveness. A coverage model that encompasses simulation and formal metrics will also be discussed, as well as how this model my be applied in industry standards such as UCIS

  • A precise coverage mechanism for formal is required that also may be collated with simulation measurements for an overall progress metric.
  • Mutation coverage techniques may provide such a metric. Fault Observation Coverage is a model-based version of this approach that operates efficiently with formal.
  • The collation of formal and simulation metrics using the UCIS standard, allows for a combined, cohesive picture of overall verification progress over a multi-vendor tool environment.
Speaker Bio:Jörg Große recently joined OneSpin Solution as a Product Manager for Functional Safety.  He has more than 20 years of experience in EDA, functional verification and ASIC design, having served at companies in Europe, the United States and New Zealand.

As co-founder of a successful Silicon Valley based startup, he was central in developing the concept of fault/mutation testing into a state-of-the-art EDA tool.  He deployed this technology in many leading semiconductor companies, increasing the quality of their functional verification.

He holds a Dipl.-Ing.(FH) in Electrical Engineering from the University of Applied Science Anhalt.

  • Presentations Slides: Pending
  • Video Presentation: Pending


The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.