Standards and Architecture Considerations for Secure Hardware Design and Verification 2016-02-18T12:39:36+00:00
Conference:Verification Futures 2016 (click here to see full programme)
Speaker:Richard Marshall, CEO
Organisation:Xitex
Presentation Title:Standards and Architecture Considerations for Secure Hardware Design and Verification
Abstract:This presentation considers the foundations of secure products in particular the need for true random number sources for nonce and key generation and product compliance with standards such as FIPS 140-2 and 186-4. With more customers, for example the mobile network operators mandating standards compliance, we go on to consider what independent tests are available to demonstrate standards compliance.  Consideration is also given to some of the architectural security verification challenges and looks at a brief case study on secure hardware for 3G/4G Small cells.

  • Considering the foundations of secure products and some of the relevant standards for IoT hardware security
  • What tests are available for validating security sub-systems such as random number generators
  • A brief case study on the choice of hardware for secure connected products such as 3G/4G Small Cells

 

Speaker Bio:Richard Marshall has worked in a variety of fields, focussing on cellular wireless and consumer products in the last twenty years, covering wireless local loop, powerline networking, set-top boxes, 3G/LTE Small Cells and now Internet of Things products.  He has worked for a variety of large multinational corporations such as Lucent Technologies and Sony, as well as being a founding team member in a number of start-ups. In the last startup Ubiquisys, which was acquired by Cisco in 2013, he was technology champion for their global secure activation and supply chain for their Small Cells. He now provides consultancy on product and design strategy, including security with emphasis on the IoT sector.
Slides
  • Presentations Slides: Pending
  • Video Presentation: Pending
Presentation:
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.