The Next Generation of Verification Innovation 2016-02-05T11:36:00+00:00
Conference:Verification Futures 2016 (click here to see full programme)
Speaker:Fabian Delguste (Director, CAE)
Presentation Title:The Next Generation of Verification Innovation
Abstract:As a result of the explosion of the Internet of Things (IoT), there has been an increased demand for smaller, faster and lower power devices with increasing software content.  SoC teams are faced with the challenge of verifying these highly complex chips, compounded by the added pressure of accelerated time to market and demand for earlier software bring up.  This session will cover the latest verification challenges, new market dynamics, and increasing complexities that are impacting the future of verification technology innovation.

  • IoT is increasing the complexity for verification and with it a new set of verification challenges
  • There is a need to ‘Shift Left’ for faster time to market and earlier SW bring up
  • Verification Continuum addressing the need to Shift Left with a unified verification architecture
Speaker Bio:Fabian has been with Synopsys since 2003. He’s currently a CAE director for Europe, responsible for deploying verification solution and methodologies to key accounts.  He manages teams in France, UK and Germany with a key focus on emulation, simulation, debug and VIP.

Prior to Synopsys, Fabian co-founded Qualis Europe where he was a Principal Verification Engineer.  Over the past 25 years, Fabian has held various positions in management, software development and IC design.

Presentation Material:

  • At the request of the speaker Presentation Slides are not available.
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.