Top 3 Verification Challenges 2016-02-19T08:45:55+00:00
Conference:Verification Futures 2016 (click here to see full programme)
Speaker:Andy Bond (Manager of Verification Engineering)
Organisation:Cirrus Logic
Presentation Title:Top 3 Verification Challenges
Abstract:
Speaker Bio:Since starting his career as a graduate with STMicro in Bristol in 2000, Andy has enjoyed over 15 years as a verification engineer and manager. With STMicro, SuperH, Icera, nVidia and Cirrus Logic Andy has lead teams verifying micro-processors, complex SoCs and DSPs starting with the days of directed test-benches through to today’s advanced techniques. With over 15 years as a verification engineer and manager Andy has lead verification teams for start-ups to multi-nationals. As the verification manager for Cirrus Logic’s UKA division Andy leads a growing, multi-site team of talented engineers working on high performance, low power audio devices used in some of the world’s best known consumer products.
Slides
  • Presentations Slides: Pending
  • Video Presentation: Pending

Presentation Material:

  • At the request of the speaker Presentation Slides are not available.
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.