Verification Futures Europe 2017 2017-04-25T16:58:23+00:00

verification future 2017Now in its 7th successful year, VF2017 Europe is a unique one day conference, exhibition and industry networking event organised by T&VS in partnership with NMI to discuss the challenges faced in hardware and software verification with a focus on safety and security. The event gives the opportunity for end users to define their current and future verification challenges and collaborate with the vendors to create solutions. It’s also an excellent opportunity to network and catch up with other verification engineers across Europe.

Overview

When: Thursday, 6 April 2017
Where: Reading, UK – Holiday Inn, Wharfedale Road, Winnersh Triangle, Reading, RG41 5TS (M4 J10)

Download Slides

To access the slides please click on each speakers title and scroll to the bottom of the abstract where you will find a link to the presentation slides.  We expect the Audio recordings to be available from April 17.

Agenda

08:30 Registration, Coffee and Networking
09:25 Welcome: Mike Bartley, Test and Verification Solutions Ltd.
09:30 Keynote Presentation:
SECT-AIR – A UK Initiative to Reduce Aerospace Software Cost
Rolls-Royce Control Systems, Mike Bennett
User Top Verification Challenges
10:00 Challenge 1: Qualcomm, Anantha Ramanand
10:10 Challenge 2: GE Aviation, Adam Skinner
10:20 Challenge 3: Thales UK, Simon Thomas
10:30 Automotive Safety and Security in a Verification Continuum Context
Synopsys, Jean-Marc Forey
11:00 Funding Opportunities on Software & System V&V
Innovate UK, Nikos Pronios
11:05 Refreshments, Networking & Meet the Sponsors
11:30 Verification Solutions: Testbench Automation
Mentor Graphics, Adam Rose
Hardware Verification – Track 1 Software Testing – Track 2
11:55 Analytics-Driven Verification
ARM, Bryan Dickman
How a Model Based Design Improves Your Testing Strategy
ANSYS UK Ltd., Steven Blyth
12:15 Efficient Verification
Sequans Communications, Christopher Malkin
Agile Software Testing
T&VS, Michael Benjamin
12:35 RISC-V Processor Variants: Challenges and Strategies for Functional Verification
Codasip, Marcela Zachariasova
Intelligent Testing: Introducing Agency Into the Test Environment
University of Bristol, Kerstin Eder
12:55 Compiler Regression Testing as Pre-Silicon Hardware Validation
Embecosm, Jeremy Bennett
13:00 Lunch and Networking
13:55 Exploring How the Internet of Things is Changing the Verification Challenge
Cadence Design Systems, Nick Heaton
Safety – Track 3 Security – Track 4
14:30 Managing Functional Safety from the Top – The OEM’s Perspective
Jaguar Land Rover, Edith Holland
Security – The Enemy of Verification
Thales Security, Peter Davies
14:50 Knowing When Enough is Enough in the Verification of Safety Critical Systems
GE Aviation, Will Davidson
IoT Systems and Security
Chipless, Roger Shepherd
15:10 Automated Certification – from Soup to Nuts
D-RisQ Ltd., Nick Tudor
Finding Security Vulnerabilities by Fuzzing and Dynamic Code Analysis
MathEmbedded, Richard Storer
15:30 The Challenge of Verifying Highly Automated Automotive Systems
Horiba Mira Ltd., Helen Monkhouse
Cyber Security in the Internet of Things and Complex Cyber Physical Systems
University of Warwick, Hugh Boyes
15:50 Refreshments, Networking & Meet the Sponsors
16:10 RedisCovering Coverage: Indeed the Grass is Greener on the Other Side
OneSpin Solutions, Dr. Ashish Darbari
16:30 Keynote Presentation:
Safety and Security Considerations for Software and Digital Hardware Verification
University of Southampton, John Colley
17:00 Event Closes
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.