VF2017: Compiler Regression Testing as Pre-Silicon Hardware Validation 2017-07-13T09:56:39+00:00
Conference: Verification Futures 2017 (click here to see full programme)
Speaker: Jeremy Bennett (Chief Executive), Embecosm
Presentation Title: Compiler Regression Testing as Pre-Silicon Hardware Validation
Abstract: Highly automated automotive systems are becoming increasingly complex. This is particularly true for driver assistance systems that take their input from a wide variety of sources, take significant authority over vehicle control and hence safety, and may include nondeterministic behaviour. However, current automotive Type Approval and verification methods were born out of a time when vehicle systems were stand-alone, had easily defined behaviour, and if these systems did misbehave functionally the cause was component failure. Given that the pace of technological advancement is outstripping standards development, how does the automotive industries approach to verification need to change to maintain safety?

  • The current approach to automotive verification & validation
  • How do highly automated systems challenge this approach?
  • How might automotive verification & validation need to change?
Speaker Bio: Dr Jeremy Bennett is founder and Chief Executive of Embecosm who provide services developing open source compilers including GCC, LLVM and Verilator. He is author of the standard textbook “Introduction to Compiling Techniques” (McGraw-Hill 1990, 1995, 2003).
Slides
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.