VF2017: Knowing when enough is enough in the verification of safety critical systems 2017-07-13T15:29:53+00:00
Conference: Verification Futures 2017 (click here to see full programme)
Speaker: Will Davidson (Avionics Systems Design Manager), GE Aviation
Presentation Title: Are we nearly there yet? – Knowing When Enough is Enough in the Verification of Safety Critical Systems
Abstract: The Aviation industry enjoys a long and enviable safety record which has been achieved through the adoption of a holistic approach to functional integrity throughout the entire product lifecycle.

As silicon and tool chain complexity continues to explode at an exponential rate, aerospace designers and project managers are discovering that likewise the effort required in verifying safety critical systems which look to capitalise on this complexity increases also and it begs the question just when enough is enough?

  • Silicon and tool complexity is increasing exponentially
  • Tried, tested and trusted verification techniques no longer scale suitably to support this complexity
  • New verification methodologies are required to prevent verification cost spiralling
Speaker Bio: After studying Electronic and Computer Systems Engineering at The University of Nottingham, Will relocated to Cheltenham in 2005 to take a role as a Graduate Systems Engineer with Smiths Industries, latterly GE Aviation. He has remained with the organisation to this day where he has had responsibility in a number of roles for the development of Cockpit Display products for use in a range of major civil and military aircraft platforms.
Slides
  • At the request of the speaker Presentation Slides will not be available post-event.
  • At the request of the speaker recording Slides will not be available post-event.
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.