VF2017: Automotive Safety and Security 2017-07-13T10:01:45+00:00
Conference:Verification Futures 2017 (click here to see full programme)
Speaker:Jean-Marc Forey (Senior Field Application Manager), Synopsys
Presentation Title:Automotive Safety and Security in a Verification Continuum Context
Abstract:Use of electronics is rapidly growing in automotive to cover a wide range of systems from powertrain to ADAS and infotainment. This trend is pushing semiconductor companies to deliver a broad set of SoCs, address increasing complexity and cost, expand system and software expertise, and ensure compliance with ISO 26262. When it comes to verification, a strong verification solution is required but it must also be expanded to meet the specific requirements of automotive system development including early software development, speed up of functional safety SoC verification for ISO 26262 and enablement of Tier1/OEM system design. In this presentation Synopsys will discuss how the automotive verification continuum addresses these requirements.
Speaker Bio:Jean-Marc Forey graduated from the ‘Ecole Nationale Supérieure de Physique de Strasbourg’ (1988). He held hardware development positions in Thomson CSF, Matra Marconi Space, Philips TRT, Hewlett-Packard. Over the last 17 years, Jean-Marc has been providing technical support on many verification tools. Jean-Marc is an industry expert in fault insertion, having worked on Certitude since 2005 and more recently on Z01X. Jean-Marc Forey was certified “Automotive Functional Safety Professional” in 2013 by TUV SUD. Jean-Marc runs the VG automotive support team in Europe.
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.