Verification Futures Europe 2018 2018-03-15T13:28:53+00:00

Verification Futures 2018

Now in its 8th successful year, VF2018 Europe now incorporates Formal Verification 2018 and is a unique one day conference, exhibition and industry networking event organised by T&VS in partnership the community to discuss the challenges faced in hardware and software verification an including a focus on formal, safety and security issues.

The event gives the opportunity for end users to define their current and future verification challenges and collaborate with the vendors to create solutions. It’s also an excellent opportunity to network and catch up with other verification engineers across Europe.

Event at a Glance

  • Thursday 14th June, 2018

  • Full day conference, exhibition and networking event
  • Reading (UK) and online
  • FREE to attend In-Person or Online


By Pre-Registering you can guarantee your FREE delegate place. You will then receive full details of the programme from us closer to the event, giving you an opportunity to confirm your attendance, either in-person or online.

Register on Eventbrite


The following agenda is provisional (updated: March 07, 2018) and is subject to change as we confirm the final list of speakers.

08:30 Registration, Coffee and Networking
09:25 Welcome: Mike Bartley, Test and Verification Solutions Ltd.
09:30 Keynote: Pending confirmation from presenter
10:00 User Verification Challenges – Three Challenges from Users
10:00 Challenge 1: Norbert Fried, Satixfy
10:10 Challenge 2: Nick Clay, Arrival
10:20 Challenge 3: Kerstin Eder, University of Bristol
10:30 Vendor Response: Cadence Technical Presentation
11:00 Refreshments and Networking
Multi-Track Sessions covering: Safety, Software Testing and Formal Verification
Safety Track
11:40 Dynamic Testing for the Verification of Autonomous Systems
Kerstin Elder, University of Bristol
12:00 Peter Thomas, Loughborough University
12:20 Pending confirmation from presenter
Software Testing Track
11:40 Metamorphic Testing for “Non-Testable” Systems
Alastair Donaldson, Reader and EPSRC Early Career Fellow, Imperial College London
12:00 AI for Coding
Kiki de Bruijn, AI Evangelist, Diffblue
12:20 Pending confirmation from presenter
Formal Verification Track (AM)
11:40 Ashish Darbari, Axiomise
12:00 Efficient Formal Verification of Liveness and Freedom from Deadlock
Pradeep Kumar Nalla, Test and Verification Solutions
12:20 Pending confirmation from presenter
12:40 Lunch and Networking
13:40 Vendor Response: Synopsys Technical Presentation
Multi-Track Session covering: Security, Hardware Verification and Formal Verification
Security Track
14:15 Security Starts with Risk Assessment and Threat Modelling
Duncan Purves, 2 Insight Ltd.
14:35 Processor Intrusion Detection
Mark Zwolinski, University of Southampton,
14:55 Cyber Security in the V2X Communications
Ivan Ivanov, University of Warwick.
Hardware Verification Track
14:15 Merging, ranking and metrics reporting – Unified regression reporting flow using ranking.
Infineon Technologies, Speaker to be confirmed
14:35 Chris Brown, Arm
14:55 Donald McCarthy, Infineon Technologies
Formal Verification Track (PM)
14:15 Development and Formal Verification of Secure Updates for Embedded Systems
Roderick Chapman, Protean Code Limited
14:35 High(er) Assurance Blockchains: Functional and Performance Verification in the Software Design Process
Neil Davies, Predictable Network Solutions Ltd
14:55 Pending confirmation from presenter
15:15 Refreshments, Networking & Meet the Sponsors
15:45 Vendor Response:  Mentor Graphics Technical Presentation
16:00 Vendor Response: OneSpin Technical Presentation
16:15 Vendor Response: Awaiting Confirmation
16:30 Panel Discussion
16:45 Event Closes


By Pre-Registering you can guarantee your FREE delegate place. You will then receive full details of the programme from us closer to the event, giving you an opportunity to confirm your attendance, either in-person or online.


VF2018 is made possible through the generosity of our sponsors.

Call for Submissions – Now Closed

The Call for Submissions closed on: Friday 23rd February, 2018.  Thanks to everyone who submitted a proposal.  Please Contact Us if you would like to propose a talk for 2019.

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.