Applying the theory of Marginal Gains to boost Verification Effectiveness 2018-04-04T08:46:58+00:00

Verification Futures 2018

Conference:Verification Futures 2018 (click here to see full programme)
Speaker:Chris Brown, Director of Engineering, Arm
Presentation Title:Applying the Theory of Marginal Gains to Boost Verification Effectiveness
Abstract:“Marginal gains” is the idea that lots of small improvements added together can add up to huge gains overall. At Arm we are always looking at the next “big improvement” in verification but we are also looking at the marginal gains. This talk will describe simple techniques that we are adopting from the Software development process to improve the productivity and effectiveness of CPU verification engineers at Arm.

Key topics covered include:

  • Verification Engineer productivity can be improved by adopting
  • Test driven development
  • Code review
  • Education in Software Engineering techniques
Speaker Bio:Dr Chris Brown has 22 years of experience as a verification engineer, leader and manager. He has been working at Arm for over 3.5 years and is part of the verification leadership for CPU projects in Cambridge. Chris is a key driver of verification methodology in the Cambridge CPU team and collaborates strongly with the other CPU development sites around the world on verification improvements.
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.