Cyber Security in the V2X Communications 2018-06-12T13:02:12+00:00

Verification Futures 2018

Conference:Verification Futures 2018 (click here to see full programme)
Speaker:Gunwant Dhadyalla, Principal Engineer, Cyber Security Centre, WMG, University of Warwick
Presentation Title:Cyber Security in the V2X Communications
Abstract:Since the vulnerabilities of a single vehicle in a vehicular communication system can be propagated to the other vehicles participating in the same network, verifying and testing of all the components of such a system should be an important part of the development of new vehicular communication technologies. The presentation will demonstrate different security threats and vulnerabilities typical for ITS communications, identifying the need of suitable security measures.

  • Challenges of measuring the security variabilities in the Intelligent Transport Systems
  • Physical limitations in V2X Communications security
  • Experiment planning and development in controlled environment
Speaker Bio:Gunwant graduated with honours with a Masters in engineering from Imperial College of Science, Technology and Medicine. His track record includes working for OEMs including Rover Group, Rolls-Royce and Bentley, and technology developers including Valeo Group, Germany. He is currently Principal Engineer in the Energy and Electrical Systems group at WMG, University of Warwick leading the intelligent vehicles engineering function on projects including INTACT – accelerating the testing of low speed autonomous vehicles, with RDM Group, using the WMG 3xD simulator, SAVVY – Smart Verification & Validation methodologies for ADAS technology, UKCITE – test methods for testing cyber security of connected technology, PICASSOS – developing new tools for the UK supply chain to improve the integrity of embedded software systems and systems of systems using formal verification tools and techniques.
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.