Efficient Verification of Multi-Property Designs 2018-05-31T14:24:30+00:00

Verification Futures 2018

Conference:Verification Futures 2018 (click here to see full programme)
Speaker:Matthias Güdemann, Senior Research Engineer. Diffblue
Presentation Title:Efficient Verification of Multi-Property Designs (The Benefit of Wrong Assumptions)
Abstract:We consider the problem of efficiently checking a set of safety properties P1,…., Pk of one design. We introduce a new approach called JA-verification where JA stands for” Just-Assume”(as opposed to” assume-guarantee”). In this approach, when proving property Pi, one assumes that every property Pj for j!= i holds. The process of proving properties either results in showing that P1,…., Pk hold without any assumptions or finding a” debugging set” of properties. The latter identifies a subset of failed properties that cause failure of other properties. The design behaviours that cause the properties in the debugging set to fail must be fixed first.

Topics Covered:

  • Formal Verification
  • Model checking
  • Multi-properties
Speaker Bio:Matthias is a senior research engineer at Diffblue where he develops automated verification tools for C and Java as well as tool for hardware verification. Before joining Diffblue he worked in the French railway industry on formal verification of autonomous light rail systems.
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.