Fault Injection & Formal – Made for Each Other 2018-04-18T08:29:01+00:00

Verification Futures 2018

Conference: Verification Futures 2018 (click here to see full programme)
Speaker: Laureano Carrasco Costilla (Applications Engineer) and Iain Singleton (Applications Engineer), Synopsys
Presentation Title: Fault Injection & Formal – Made for Each Other
Abstract: The usage of formal verification has seen a huge surge in recent years as engineers and management have begun to see the real value that formal’s exhaustive verification can bring. As part of this formal revolution, quantitative measurements for coverage and completeness have allowed formal to integrate even better into verification flows. But, which of these methods is at the top of the signoff tree, providing the most verification confidence? This talk will discuss the perfect pairing of fault injection and formal and showcase how, with the right implementation, fault injection and formal can achieve excellent verification confidence and reach that signoff goal.

  • Formal Signoff
  • Fault Injection
  • Formal Coverage
Speaker Bio: Iain Singleton is a formal verification specialist in the verification group at Synopsys. Prior to Synopsys, Iain worked in the Advanced Verification Methodologies group at Imagination Technologies as a formal engineer tasked with solving tough formal problems across the company. He holds a Masters degree in Electronic Engineering from Newcastle University.

Laureano Carrasco Costilla is a formal verification specialist in the verification group at Synopsys. He has many years of experience in FPGA based emulation, ESL, digital design and verification. Prior to joining Synopsys he worked as Technical Account Manager EMEA at EVE S.A. Laureano holds a Msc. in Physics from Valladolid University and a Master of Business and Marketing Direction by UNED.

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.