Lockstep Debugging for Software Verification 2018-05-02T10:47:17+00:00

Verification Futures 2018

Conference: Verification Futures 2018 (click here to see full programme)
Speaker: Ed Jones, Compiler Engineer. Embecosm
Presentation Title: Lockstep Debugging for Software Verification
Abstract:

In a fast moving market, software development is started long before a new chip is available. Testing will start with the architectural model of the chip, then move to implementation models of the chip, then real silicon. We need to ensure the software behaves identically on the model and the real hardware.

In this talk we’ll introduce lockstep debugging. The standard GNU Debugger (GDB) can control two targets running in lockstep. GDB talks to a server controlling the two targets, but reporting them to GDB as though they were a single target. The server verifies that at the completion of each instruction the state of the machine (registers, memory etc) is consistent on both targets. If there is a divergence, an exception is raised and GDB can be used to investigate why the divergence occurred.

We’ll present a case study based on a 36-core RISC-V chip. Lockstep debugging was used before silicon tape out with a CGEN reference model of the processor and a Verilator model of the implementation design.  This approach ensures critical software will behave as expected on the actual chip.

Topics Covered:

  • Pre-silicon testing
  • Testing in lockstep
  • Open source tools
Speaker Bio: Ed Jones has a background in parsing techniques and is part of Embecosm’s LLVM team. He specializes in runtime libraries, CGEN modeling, LLVM tool chains and testing.
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.