Processor Intrusion Detection 2018-03-13T16:27:38+00:00

Verification Futures 2018

Conference:Verification Futures 2018 (click here to see full programme)
Speaker:Professor Mark Zwolinski, University of Southampton
Presentation Title:Processor Intrusion Detection
Abstract:Single Event Upsets (SEUs), caused by radiation or other environmental effects, can cause a processor to crash or hang, or can cause loss of data. SEUs can also be introduced deliberately in order to expose security weaknesses. In this presentation we will show how an instruction-level simulator can be used to inject faults into a system and how ‘hot-spots’ can be detected and exploited. We will also show how the resulting anomalous behaviour can be detected using existing performance counters within a processor.

  • Physical faults can be exploited to create security vulnerabilities.
  • Anomalous behaviour can be detected using built-in hardware counters.
  • Vulnerabilities can be simulated to identify hot-spots.
Speaker Bio:Mark Zwolinski received the B.Sc. degree in electronic engineering and the Ph.D. degree in electronics from University of Southampton, Southampton, U.K., in 1982 and 1986, respectively. He is currently a Professor in the School of Electronics and Computer Science, University of Southampton. He has authored two textbooks and has co-authored a third. He has written over 200 papers in the areas of EDA, reliability and test. He has supervised over 30 PhD students to completion. His current research interests include hardware security, fault tolerance, and behavioural modelling and simulation. Prof. Zwolinski is a Fellow of IET and BCS and Senior Member of IEEE and ACM.
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.