Python for Verification! 2018-06-02T08:00:24+00:00

Verification Futures 2018

Conference:Verification Futures 2018 (click here to see full programme)
Speaker:Donald ‘Paddy’ McCarthy, Senior Verification Engineer, Infineon Technologies AG
Presentation Title:Python for Verification!

Whilst many EDA tools embed TCL and a number of Engineers do, script; This is a short intro into what can and could be done with Python and its ecosystem for verification and more.

Key topics covered in the talk include:

  1. Python
  2. Verification
  3. Data-Science
  4. Algorithms
Speaker Bio:

A self-taught programmer from before home computers. Bridging the gap between engineers and commercial EDA from before the advent of the workstation. I’ve worked mainly for IC design companies but have managed an engineering team for an EDA company.

I am a member of the Python Federation, and strive to promote Python in a polite manner.

I have written over 100 programming tasks for, and am an administrator on, the site for programming chrestomathy. I blog about Python topics and answer mainly algorithm and Python questions on StackOverflow.

At work I help make Engineers more productive by filling in the gaps between EDA tools and/or creating novel tools and reports. (ISO26262 keeps me busy).

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.