Verification Productivity with Portable Stimulus 2018-05-18T15:19:24+00:00

Verification Futures 2018

Conference:Verification Futures 2018 (click here to see full programme)
Speaker:Nigel Elliot, Technical Director, Mentor Europe Digital Design & Verification.
Presentation Title:Verification Productivity with Portable Stimulus
Abstract:It’s time to take the next step in Verification Productivity with Portable Stimulus. Designs continue to grow in size and complexity and it is no longer feasible to create separate tests in UVM, C or any other environment at each stage of your verification as you go from block- to system-level. Today’s verification entails running on different platforms, from virtual prototyping to simulation, emulation, FPGA prototyping and even silicon, each of which requires its own environment. The key to productivity is to reuse test intent seamlessly throughout the process with portable stimulus.
Key topics covered include:

  • Learn how Portable Stimulus lets you declaratively specify your verification intent
  • How to create abstract models the can be used to generate multiple scenarios from a single partial specification
  • How Portable Stimulus generates different platform-specific implementations of the scenarios throughout the verification cycle
Speaker Bio:Nigel heads up Mentor’s European AE team, focused on deploying functional verification tools and methodologies. He has been with Mentor for 25 years in a number of technical roles, all relating to functional verification. Prior to joining Mentor, he worked as a digital design engineer at telecoms companies such as GPT and Motorola.
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.