Your chance to discuss your verification challenges

An opportunity to meet and discuss your verification challenges with both verification thought leaders and colleagues from other companies. Speakers from a number of semiconductor companies will lay out their verification challenges.

Geoff Barrett of Broadcom, UK talks about scalability of simulations and hardware/software coverification. The challenges from Christophe Chevallaz of ST, France include system level stimulation and the management of verification data. Martin Ruhwandl of Lantiq, Munich identifies debug. Most speakers identify access to skilled verification engineers as a key challenge. All in all speakers from 12 companies will identify their top three challenges.

See /verification-futures/ for details.

The day is spent identifying solutions to these challenges. Top international speakers including Harry Foster, Mentor and Janick Bergeron, Synopsys will give their view of how verification tools and techniques will evolve to meet the challenges. Every major EDA company will explain how their tools can solve the 36 challenges identified!

There are also over 12 user papers across the three conferences in Windsor, Grenoble and Munich – real verification engineers talking about how they solved their own challenges.

The good news is that the verification conference is free to attend. Why not register for your nearest event and take this unique opportunity to spend a day trying to solve your verification challenges.

/verification-futures/.

2014-06-26T11:26:23+00:00 8th November, 2012|Events, Hardware Verification|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.