Do you know your verification challenges?

Verification Futures, coming to India for the first time on 19th March 2013, is a one-stop-shop that offers you the opportunity to network with Verification specialists and the EDA vendor community on the same platform.

From the EDA side Mr. Mark Olen from Mentor Graphics, with over 30 years of industry experience, will be presenting about technology evolution in Functional Verification. Mr. Jacek Majkowski from Aldec Inc. will present on Standard Co-emulation Modelling Interface (SCE-MI).  Both Synopsys and Cadence will also be presenting.

Verification specialists from a number of product companies including Broadcom and NXP will also be sharing their challenges and their solutions. Click here to see some of the challenges presented in Europe.

If you are a Verification Manager or Senior Engineer, this a unique opportunity to acquaint yourself with current verification challenges and how others are resolving them. Book now!  Our European conferences sold out last year and we had to disappoint those who didn’t register early. Don’t forget that the conference is also available by remote access for those who can’t attend!


2014-06-26T11:17:19+00:00 25th February, 2013|Events, Hardware Verification, TVS-India|
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.