DVCon Europe 2015 to focus on functional safety and innovative verification methods

Building on the success of last years’ inaugural event, DVCon Europe 2015 promises to be bigger and better than ever.For this year’s conference, in addition to the more obvious practices and trends in design and verification, there is a clear focus on functional safety and innovative verification methods, addressing verification at both the IP and system levels. The automotive space is a prominent application domain at DVCon Europe, which is well reflected by introducing a separate track on functional safety, the keynote on automotive issues and trends, and, new this year, a plenary panel session on the automotive semiconductor value chain.

Mike Bartley, CEO of TVS, has been on the DVCon Europe Technical Program Committee for both 2014 and 2015. TVS, a leader in functional safety and innovative verification methods, will therefore have a strong presence at DVCon:

  • Tutorial: Verifying Functional, Safety and Security Requirements (for Standards Compliance)
  • Panel: The Functional Verification Roadmap: Where will we be in Five Years?
  • Poster: A SystemC-based UVM Verification Infrastructure
  • Exhibiting: Stand F2 where you can learn how asureSIGN supports your ISO26262 compliance.

For full details visit the TVS website.

DVCon Europe is a fantastic networking event for design and verification professionals, to meet their peers, as well as EDA, IP and training partners, all under one roof. There is also a rich and diverse exhibition with many well-known and new tool and service providers from around our industry.

This is becoming the premier European event to learn about the latest practices, tools and techniques for IC design and verification. Please look further at the site www.dvcon-europe.org and sign up now!

2015-11-06T06:54:40+00:00 6th November, 2015|Active Event, Blog, Events|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.