DVCon Europe making it easier to keep your knowledge up-to-date

After a very successful launch of DVCon Europe in 2014, we can now look forward to a bigger better event in Munich on November 11th and 12th

Sponsored by Accellera Systems Initiative, DVCon is long established in the US but now also runs in Europe and India. It brings chip architects, systems designers, software developers and IP integrators the latest methodologies, techniques, applications and demonstrations on the practical use of EDA and IP languages and standards used in electronic design.

DVCon in Munich adds a European focus reflected in the topics covered: System-level design; Verification & Validation; IP reuse and design automation; Mixed-signal design and verification; Low power techniques; and also Design for functional safety. Attendees can learn how others are dealing with challenges in these areas through approximately 27 papers,  16 posters and 16 tutorials from 40 different companies. Those 40 companies include the major EDA vendors; IP vendors such as ARM and Imagination; semiconductor companies including Infineon, NXP, Intel,  Freescale, Marvell and ST; system companies such as Siemens and Bosch; and major Universities and research organisations.

Of course, with over 350 delegates and 20 booths expected then as well as the formal opportunities for learning there is also the chance to network and see the latest tool innovations.

DVCon is establishing itself as the major European Design and Verification conference. Definitely the place to be – find out more details and how to register here (registration opens September 1st – put it in your diary).

Also, note that DVCon Europe 2015 exactly coincides with two very large trade fairs in Munich so you are advised to book your travel and accommodation early!

Looking forward to meet you at DVCon Europe in Munich!

2015-07-22T08:41:45+00:00 21st July, 2015|Active Event, Blog, Events|
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.