‘Embracing Formal Verification: An Intel® Graphics Experience’ at DVClub, Bangalore on 3rd July

If you are new to Formal Verification and wish to explore the benefits of adoption of Formal,  you should surely attend DVClub, Bangalore on 3rd July.

M V Achutha Kiran Kumar, Staff Engineer at Intel, will be presenting on the history of formal verification adoption at Intel® and also his experience in bringing up the formal verification flow.   Achutha’s team at Intel have implemented formal techniques in various areas which include control path, data paths, RTL2RTL formal and connectivity analysis and also established methodologies to enable formal verification at the design stage.

According to Achutha, the key to successful adoption of Formal Verification lies in:

•  Starting with simple Equivalence Verification,  which has high ROI with lesser investment and gains the designers/management confidence.

•  Focusing on the longer term benefits since Formal is a higher investment to start with.

•  Consistent support from management.

There will also be other interesting presentations by product companies on their experience in adoption of formal.Make sure you book your seat.Registration is completely free and webinar registrations are open too.

2014-08-05T11:33:48+00:00 16th June, 2014|DVClub, Events, Hardware Verification, TVS-India|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.