Facing verification challenges in automotive chips?

At the second edition of Verification Futures in Bangalore on May 13th, Saravanan, Principal Engineer at Microchip is presenting a scoreboard design for reuse across Media Oriented Systems Transport (MOST) protocols. If you are working on automotive chips, this presentation is a must-attend! MOST technology, which is used in almost all the major car brands worldwide including Audi, BMW, Hyundai, Jaguar, Land Rover, is the de-facto standard for multimedia and infotainment networking in the autoothmotive industry.

Saravanan’s presentation will address how some of the complex verification challenges created by widespread adoption of the MOST protocol can be mitigated by verification components reuse. In addition to Saravanan’s presentation, there will also be papers on other exciting topics like Prototyping challenges, AMS challenges, Hybrid Simulation and DV flow empowerment by UVM. Do not miss out on this opportunity to get acquainted with these verification trends. Register now! Our past conferences have generated some interesting insights about where verification technology is headed.

You can find a summary of our 2013 series of conferences in Europe and India here. This time, the event will be sponsored by top EDA vendors like Synopsys, Mentor Graphics, Jasper, Atrenta and Real Intent. With delegates from leading semiconductor companies like Intel, Qualcomm, Broadcom, Nvidia, IMC, AMD, PMC Sierra, LSI etc. already confirming participation, this is an event you wouldn’t want to miss! Block your calendars now! Registration is completely free and we are accepting webinar bookings too!

2015-11-18T15:31:16+00:00 4th April, 2014|Automotive, Events, Hardware Verification, TVS-India|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.