Facing verification challenges in automotive chips?

At the second edition of Verification Futures in Bangalore on May 13th, Saravanan, Principal Engineer at Microchip is presenting a scoreboard design for reuse across Media Oriented Systems Transport (MOST) protocols. If you are working on automotive chips, this presentation is a must-attend! MOST technology, which is used in almost all the major car brands worldwide including Audi, BMW, Hyundai, Jaguar, Land Rover, is the de-facto standard for multimedia and infotainment networking in the autoothmotive industry.

Saravanan’s presentation will address how some of the complex verification challenges created by widespread adoption of the MOST protocol can be mitigated by verification components reuse. In addition to Saravanan’s presentation, there will also be papers on other exciting topics like Prototyping challenges, AMS challenges, Hybrid Simulation and DV flow empowerment by UVM. Do not miss out on this opportunity to get acquainted with these verification trends. Register now! Our past conferences have generated some interesting insights about where verification technology is headed.

You can find a summary of our 2013 series of conferences in Europe and India here. This time, the event will be sponsored by top EDA vendors like Synopsys, Mentor Graphics, Jasper, Atrenta and Real Intent. With delegates from leading semiconductor companies like Intel, Qualcomm, Broadcom, Nvidia, IMC, AMD, PMC Sierra, LSI etc. already confirming participation, this is an event you wouldn’t want to miss! Block your calendars now! Registration is completely free and we are accepting webinar bookings too!

Leave a Reply