Help to solve your verification problems

On 19th March, all roads lead to the Verification Futures Conference at Hotel Royal Orchid, Bangalore. With many Verification specialists and industry giants already confirming participation, this event is a must-attend for Verification professionals. What’s more, it is completely free!

Mr. Vikas Gautam, the Director of Corporate Application Engineering, Asia Pacific, Synopsys will open the proceedings. This will be followed by 3 exciting Challenge papers which will chart out the most common challenges faced in Verification closure today.

Dr. Mike Bartley, the CEO and founder of Test and Verification Solutions, will then recapture the challenges presented at the European Verification Futures Conference held in UK, France and Germany last November.

Also lined up are presentations by Mr. Jacek Majkowski from Aldec on Standard Co-Emulation Modeling Interface (SCE-MI), Mr. Naresh Ramachandran from Cadence on System and Soc Verification Trends and Mr. Mark Olen from Mentor Graphics on technology evolution in Functional Verification.

Broadcom will present a user paper that will focus on reducing chip level verification effort by optimizing gate level simulation and package-aware testbenches. For those aiming to develop a scalable verification framework, we have a presentation by NXP focusing on techniques to reduce verification turnaround times at module, sub-system and system levels.

Sounds exciting, huh? Wouldn’t you like some help to solve your Verification problems in one place? Register now!

2014-06-26T10:30:12+00:00 8th March, 2013|Events, Hardware Verification, TVS-India|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.