Is Hybrid simulation the panacea for Verification problems?

High simulation times have for long been a bottleneck in functional verification.  Over the years, different techniques have evolved to counter this problem some of which incorporate expensive hardware to replicate Silicon run times.

One of the innovative solutions to have emerged is Hybrid Simulation – a technique to simulate components at different levels of abstraction concurrently.  In addition to drastically reducing simulation times, hybrid simulation offers other advantages as well – accelerated pre-Silicon software development, more efficient IP Verification and system level improvements.

If you are interested in knowing more about this technique, you should surely register for the Verification Futures Conference at Hotel Park Plaza, Marathahalli, Bangalore on April 16th.  Vishal and Asif from Texas Instruments and Bharat from Test and Verification Solutions will present a user paper on Hybrid Simulation.  In addition to detailing how Hybrid Simulation can reduce simulation run times, the paper will highlight how IP design and verification teams can benefit from this approach.  The paper will also cover a real use case demonstration by TI, where a SystemC based simulator interacts with an IP in RTL form, all under TI’s IDE – Code Composer Studio.

Delegates from Intel, Qualcomm, LSI, Broadcom, Mentor Graphics, Synopsys and many others have already registered for Verification Futures Conference.  Make sure you do not miss out on this opportunity to learn more about how top companies are overcoming their verification challenges.  Registration is free and includes lunch and refreshments.

Speaker slots for User and Challenge paper slots at the conference are filling fast and if you would like to present on your experiences in verification, we urge you to contact us as soon as possible.

On 16th April, 2014, all roads lead to the Verification Futures Conference.  Say goodbye to your Verification problems once and for all!

2015-01-19T13:34:35+00:00 4th March, 2014|Events, Hardware Verification, TVS-India|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.