Resolve your verification problems – Verification Futures India 2013

If you are a Verification professional, you cannot afford to miss the Verification Futures conference on 19th March 2013 at Hotel Royal Orchid, Bangalore. The who’s-who of the Verification industry will be in attendance presenting, discussing and resolving those complex verification problems that you always wanted a solution to.

Broadcom will be presenting a user paper on reducing chip level verification effort by optimizing gate level simulation runs and using package aware testbenches. The novel techniques suggested in this paper make it is a must-attend for Verification managers aiming to achieve quicker verification closure times.

From NXP, Mr. Sainath will present a challenge paper that provides insights into reducing verification turnaround times at module, sub-system and system levels. This paper will be very useful to those aiming to develop a scalable, co-verification enabled system level verification environment.

We also have Verification specialists, Mr. Mark Olen from Mentor Graphics and Mr. Jacek Majkowski from Aldec presenting on two exciting topics – Technology evolution in Functional Verification and Standard Co-Emulation Modeling Interface (SCE-MI) respectively. From the EDA side, Cadence and Synopsys have already confirmed participation.

With over 180 senior Verification professionals already expressing interest in participation, seats are running out fast. For those unable to attend the event live, we are providing webinar facility also.

Put an end to your verification problems! Register now!

[subscribe2]

2014-06-26T10:31:47+00:00 4th March, 2013|Events, Hardware Verification, TVS-India|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.