SoC Design Verification using 3rd party IPs – Challenges & Guidelines

At DVClub Bangalore on 18 June 2015, Vedantham and Prem C K, Members of Technical Staff, AMD are presenting their experiences in using 3rd party IPs for SoC Design Verification.

This presentation will cover important considerations from Verification planning to pre-silicon through tape-out. It will also provide a few guidelines that would help to address the issues that may potentially compromise the verification quality.

Their presentation will focus on the following Key Points:

  • Interoperability of Vendor IPs.
  • Test planning considerations.
  • Coverage planning considerations.

Vedantham has 14+ years of work experience in multimillion gates ASIC/SOC functional verification. He is familiar with standard ASIC design flow from design concept to tape-outand has participated in many multi-million gate SOC tape-outs .

Prem C K has 15+ years of Verification work experience on IP, Sub-System and System Level and has hands on Experience in Pre and Post silicon Validation.

  • Attending the DVClub conference on June 18is free but places are limited so we recommend early registration.

You can register here

2015-06-15T05:44:47+00:00 15th June, 2015|Active Event, Blog, Events|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.