The Ten Myths About Formal

Professor Ashish Darbari, Leader of Advanced Verification Methodology Group at Imagination Technologies Limited,will keynote at at the third annual TVS Formal Verification conference on Thursday, 21 May.

Ashish will outline the ten most common myths encountered and share his views on them

  • Validation and Verification (V&V) costs nearly 70% of the overall DV effort by most industry estimates. Predictability and quality of V&V are two key challenges facing most of the semi-conductor industry, further exacerbated by the ever decreasing time-to-market pressures enforced by OEMs. Better planning, requirements engineering, consistent reviews, and sign-off are all key enablers to address the V&V challenges. Key decisions made in the use (or not) of verification methods can make a big impact on all the key enablers and the overall predictability and quality.
  • Formal techniques have been in use in industry for more than 25 years, however its use has been chequered by several myths that surround it. Its successful use in deriving maximum ROI is often gated by unnecessary myths about what it is and isn’t capable of. This has the negative impact on its adoption and as a consequence affects the overall V&V both in quality and predictability. In this talk I will outline the ten most common myths I’ve encountered and I’ll share my views on them.

Hear this great talk and 8 other speakers at the free one day Formal Verification conference held at Reading, UK on Thursday, 21 May and you have the option to attend in person or via remote access.

Attendees will gain from the event whether they are just trying to learn how to apply formal verification or expert users.

Places are limited and this event often sells out so we recommend early registration.

Speaker and registration details can be found here.

2015-05-04T09:54:35+00:00 4th May, 2015|Active Event, Blog, Events|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.