T&VS Nominated to DAC 2018 Designer Track Technical Programme Committee

Mike Bartley

T&VS are delighted to have Mike Bartley (Founder and CEO) be part of this year’s DAC Design Track Technical Programme Committee that will help review this year’s submissions, which recently closed to new submissions.

The DAC Designer Track brings together hardware designers, software engineers, IP developers, application engineers and managers from across the globe to discuss the current challenges in hardware and software design.

The Design Track will include presentations, poster sessions and a rich set of invited talks/panels to facilitate information exchange and interactions.  It offers a unique opportunity to network with and learn from other industry experts about best practices and current trends. There is no better way to improve your “design IQ” in such a short amount of time and we would strongly recommend attending if you have the opportunity.

About DAC

The Design Automation Conference (DAC) is recognized as the premier event for the design of electronic circuits and systems, and for electronic design automation (EDA) and silicon solutions. A diverse worldwide community representing more than 1,000 organizations attends each year, represented by system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities. Close to 60 technical sessions selected by a committee of electronic design experts offer information on recent developments and trends, management practices and new products, methodologies and technologies.

  • 55th Design Automation Conference (DAC)
  • June 24-28
  • San Francisco, CA
  • For more details visit the DAC 2018 Website
2018-02-07T14:26:31+00:00 7th February, 2018|Events, Thought Leadership|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.