Using the Specman Denali Interface to Verify a DDR4 Controller

cdnlive-munich-2014CDNLive EMEA 2014 brought together a record number of Cadence technology users, developers, and industry experts to network, share best practices on critical design & verification issues, and discover new techniques for realizing advanced silicon, SoCs, and systems.

On the Tuesday, Mike Bartley, CEO and Founder of TVS presented an informative session that explored the call-back feature of the Specman Denali Interface (SNDI) to build a data checking mechanism to help a customer verify their DDR4 memory controller.

The Challenge

The traditional approach to build a data checker for complex memory interfaces generally involves capturing data for all the features of the design as per the protocol. This typically results in a lot of conditional code. To develop code that can capture the data at the memory interface is a tedious job and is prone to human mistakes. It is also difficult to maintain such a lengthy code. The ultimate aim of this project was to reduce and simplify the tedious, and time consuming, process of capturing the data on the memory interface to be used later for data checking.

The presentation covered the following topics.

  • Challenges in building data checkers for complex memory interfaces
  • Overview of existing Verification environment –Verification Challenges
  • The alternative – SNDI Callback mechanism
  • How Callbacks work
  • New Verification environment – With Callbacks
  • Implementing Callbacks
  • Benefits

View the full set of Presentation Slides here.

View the Executive Summary

Additional Presentation Resources



2014-09-24T08:44:04+00:00 20th August, 2014|Events, Hardware Verification, Thought Leadership|
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.