Are you struggling to find time to learn about UVM? Too busy working on your current project?

UVM is now the defacto verification methodology for our industry. But how do you find the time to learn it given your current commitments?

Doulos, supplier of best in class training, is working with Test and Verification Solutions, a specialist verification company in India, to help you solve this problem. Why not spend an evening on 22nd November at DVClub learning the basics of UVM.

The goal of the evening is to enable engineers with experience in Verilog or VHDL to become productive in UVM by learning a small number of new coding idioms. It is free to attend with a free plate at the end of the evening when you will have a chance to network with fellow engineers. It is simple to register!

There are already over 150 registrations – so please register quickly before we fill up. Remote access is also available on the same page

Test and Verification Solutions is collaborating to bring Doulos training to India with public training classes in SystemC, TLM2.0, Comprehensive System Verilog and UVM.

  • Fundamentals of System C in Bangalore on November 20, 21, 22 System C
  • System C Modelling using TLM 2.0 in Bangalore on December 3,4,5
  • Comprehensive System Verilog in Bangalore on January 21, 22, 23, 24, 25
  • UVM Adopter Class in Bangalore on January 28, 29, 30

Contact Vandhana by email or 9841334752 for details of the above

Please note that we will be announcing more flexible ways of attending our courses at the DVClub as well as giving discounts for our courses to DVClub attendees. We look forwarding to seeing you on 22nd November in Bangalore!

2014-06-26T11:22:19+00:00 16th November, 2012|Hardware Verification|
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.