Benu Networks reduced their verification effort through UVM

Learn how Benu Networks reduced their verification effort through use of UVM

At the second edition of Verification Futures in Bangalore on May 13th, Sukruth from Benu Networks is presenting on how UVM has revolutionized the DV flow. If you are a verification professional working on UVM, you cannot afford to miss this presentation!

This presentation will highlight how some of the components that were developed at Benu Networks, either with UVM alone or with some amount of shell scripting, have gone a long way in reducing the human effort required in verification. It will also explore how UVM has delivered improvement in testbench reuse and made verification code more portable.

With ARM, ST, TI and Microchip also presenting papers on some very exciting verification topics, we are sure you wouldn’t want to miss out on this event! All the major EDA vendors are participating too.

More than 350 verification professionals have already confirmed registration. Block your calendars now! Registration is completely free and we are accepting webinar bookings too!

2015-01-19T13:08:22+00:00 15th April, 2014|Hardware Verification, TVS-India|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.