DVClub – How do you Verify your Verification?

How do you know that the verification you have performed is sufficient?  We have long used coverage (functional and code) for stimulus feedback but this has a number of issues:

  • There are only subjective ways to measure the quality of the functional model
  • It is VERY easy to reach 100% code coverage and still have numerous bugs in the design (e.g. missing functionality)

When it comes to checkers there is no real way to measure quality or effectiveness unless you turn to “mutation testing”.  Under this technique bugs are deliberately inserted into the design to see if the verification can find them all.  The technique has been automated through tool support which generates metrics relating to quality of both stimulus and checkers (for both static and dynamic verification approaches)

In the next DVClub which will be held on Monday, 28thApril 2014 in Bristol, Cambridge, Eindhoven, Grenoble, Sophia and by Remote Access, we will look at both the technology and the tools available for verifying your verification.  The majority of the time will be spent looking at real user experience of applying the technology.  There will also be a presentation from a user who has developed his own tool for automating this approach.Register your place today!

2015-01-19T13:29:03+00:00 28th March, 2014|Hardware Verification, TVS-Bristol, TVS-France|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.