Best in class training now in Bangalore

(Released June 12, 2012 at the Synopsys User Group, Bangalore)

Doulos is pleased to announce that, starting this August, a schedule of leading edge professional training classes will be offered in Bangalore from its extensive and renowned portfolio.

"The high calibre engineers that form the Indian VLSI design community can now benefit from local access to the Doulos high capability training," said Rob Hurley, CEO Doulos, "we plan to play a key part in the drive to increase engineering productivity in India as elsewhere."

Offered in cooperation with verification specialists Test and Verification Solutions (T&VS) India Pvt Ltd, the first classes offered will deliver project ready skills and expert knowhow in SystemVerilog/UVM, the latest ARM Cores, and system level modelling using SystemC and TLM-2.0.

Karthik Nagappan of T&VS commented, “The program of Doulos training will further accelerate the local strength of engineering competence in VLSI design especially in the key domain of verification. We’re excited to be partnering Doulos in this initiative.”

For fuller details check out:

For further enquiries please contact:

  • Dave Lakin
    Marketing Communications Executive
    Doulos Ltd.
    Church Hatch, 22 Market Place
    Ringwood, BH24 1AW, UK
    Tel: + 44 (0)1425 471223
    Email: [email protected]
  • Karthik Nagappan
    Engineering Manager – VLSI Practise
    Test and Verification Solutions India Pvt. Ltd.
    NP-11 Developed Plot, Thiru-Vi-Ka Industrial Estate,
    Ekkaduthangal, Chennai, Tamilnadu, India, PIN: 600 032
    Tel: +91 444 263 6841
    Email: Karthik Nagappan.
2017-05-30T07:44:23+00:00 14th June, 2012|Hardware Verification, Latest Press, Training|
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.