Breker Verification Systems Adds Support for Multi-Processor SoCs

Breker Verification Systems Adds Support for Multi-Processor SoCs

TrekSoC Generates Self-Verifying C Test Cases for SoCs with Multiple Heterogeneous Processors

 MOUNTAIN VIEW, CALIF. –– October 23, 2012 –– Breker Verification Systems, the system-on-chip (SoC) Verification Company, today announced that the latest release of its TrekSoC™ software supports SoC designs that include multiple heterogeneous embedded processors.

TrekSoC automatically generates self-verifying C test cases that run on the SoC’s processors in a fully synchronized manner for faster and more thorough verification. Its test cases exercise a wide range of functional scenarios, ensuring that the SoC can support the necessary concurrency, system-level and software functionality while meeting performance requirements.

“This new release is an important milestone in the evolution of TrekSoc,” comments Adnan Hamid, Breker’s chief executive officer. “The rapid growth in consumer electronics is driving the creation of SoCs with multiple embedded processors for enhanced product functionality and performance. By adding verification support for multiple heterogeneous processors, we can meet the needs for a wider range of designs and help project teams verify their SoCs more completely.”

Previously, a typical SoC contained a single embedded processor and a simple bus interconnecting the processor with memory, functional blocks and peripheral interfaces. Today’ leading-edge SoCs have a hierarchy of buses and multiple types of processor cores interconnected with multiple memories and dozens or even hundreds of functional blocks and peripheral interfaces. TrekSoC automatically generates self-verifying C test cases for these SoCs.

“Programming for multicore SoC devices is a major challenge,” said Mike Bartley of TVS, verification specialists and organizers of the annual Multicore Challenge. “By automating the generation of test cases running in embedded processors during SoC verification, Breker frees software teams to focus on writing their production code.” The new version of TrekSoC is available to qualified verification teams now. General availability is slated for the end of 2012.

Breker will demonstrate TrekSoC at ARM TechCon 2012 in Booth #TT30 Tuesday Chip Design Day, Tuesday, October 30, from 10 a.m. to 7 p.m. at theSanta ClaraConvention CenterinSanta Clara, Calif.

For more on the Multicore Challenge, visit www.testandverification.com/publications/published-articles/multicore-challenge.

About Breker Verification Systems

Breker Verification Systems (www.brekersystems.com) is an Electronic Design Automation (EDA) software company that provides innovative solutions to solve the challenge of complex system-on-chip (SoC) functional verification. Its TrekSoC™ software and unique SoC scenario-modeling™ approach are used in production at leading semiconductor companies in the U.S., Europe and India. More information about Breker can be found at www.brekersystems.com or at https://www.facebook.com/pages/Breker-Verification-Systems/141262045996129. Daily updates on company activities are available at http://twitter.com/BrekerSystems. Founded in 2003, it is privately held and funded. Breker Verification Systems corporate headquarters is located at 800 West El Camino Real, Suite 180, Mountain View, Calif.  94040. Telephone: (650) 336-8872. Email: [email protected]

2014-05-27T14:06:18+00:00 25th October, 2012|Latest Press|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.