Linley Microprocessor Report features on RISC-V ISA

risc-v-bannerThe RISC-V ISA has been featured in the latest edition of the Microprocessor Report in and item “RISC-V OFFERS SIMPLE, MODULAR ISA” written by David Kanter of The Linley Group.

Concluding Summary

On the basis of early developments, the RISC-V ISA appears promising. It offers all the basic RISC features witha few twists that simplify the implementation, thereby reducing die area and potentially power consumption. Compared with today’s two most popular ISAs, RISC-V offers considerable area savings, particularly for low end designs and the ability to add custom extensions. Compared with ISAs such as ARC and Tensilica, RISC-V offers fewer technical advantages but its open source business model will continue to drive interest in the new ISA.

Download the Report

The RISC-V Foundation has retained distribution rights for this report and the full report can be downloaded and freely distributed from their website at:

T&VS RISC-V Test and Verification Services

To help you deliver successful RISC-V based designs T&VS can offer specific services that build on and extend the world-class test and verification services that we have been delivering to the semiconductor industry since 2008.  Find out more.

2016-12-13T10:28:59+00:00 1st April, 2016|RISC-V|
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.