Senior ASIC/FPGA Verification, System Verilog – JobCode: HWDSWE_260418_08 2018-04-27T10:17:38+00:00


Job Title:

Senior ASIC/FPGA Verification, System Verilog

Job Code:


Job Description

  • The project scope is to develop new radio technology in Radio Base Stations.
  • You will work with functional verification of new ASICs and FPGAs.
  • The work will be carried out in close cooperation with RTL designers.

Competence/Experience – Mandatory:

  • Long experience from ASIC/FPGA verification and test bench development
  • Excellent knowledge of System Verilog and UVM
  • Good programming skills (neat, commented, maintainable code, no warnings)
  • Excellent debugging skills of complex designs
  • Experience with IP level and system level verification
  • Proficient in verification planning, reporting and driving verification closure
  • Good skills in working with UNIX and/or Linux

Competence/Experience – Optional:

  • Experience from working with RTL and UPF simulations
  • Experience with Matlab, and signal processing
  • Experience with analog-mixed-signal type ASICs
  • Experience in Specman/e
  • Experience using formal properties and tools, such as Jasper, OneSpin, InFact and similar
  • Experience in using golden models/reference models in a test bench
  • C-programming
  • Experience in agile ways of working, in particular agile scrum
  • ClearCase version control system experience
  • VHDL knowledge
  • Scripting in Perl, Python, Bash or C-shell


  • 7+ Years


  • Sweden


  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.