Senior FPGA Designer, AMS ADC/DAC – JobCode: HWDSWE_260418_10 2018-04-26T12:12:04+00:00

Careers

Job Title:

Senior FPGA Designer, AMS ADC/DAC

Job Code:

HWDSWE_260418_10

Job Description

  • The project scope is to develop new radio technology in Radio Base Stations.
  • You will work with analog mixed signal design.
  • The work will be carried out in cooperation with ASIC/FPGA designers.

Competence/Experience – Mandatory:

  • Experience from Analog Mixed Signal design
  • Long experience in RTL IP design using VHDL and Verilog
  • System Verilog
  • Experience in Xilinx ICE or Vivado tool
  • Experience in FPGA area optimization
  • Experience from multi-clock domain FPGA projects
  • Experience in analog-mixed-signal design for FPGAs
  • Good skills in working with UNIX and/or Linux
  • ClearCase version control system experience
  • Scripting in Perl, Python, Bash or C-shell

Competence/Experience – Optional:

  • Experience working with Xilinx analog-mix-signal FPGA devices
  • Experience in working with Xilinx Zync ZU-XXR AMS FPGA devices
  • Experience in top-level integration
  • Xilinx ICE top level integration
  • Xilinx Vivado top level integration
  • Experience in FPGA transceiver knowledge
  • Experience in agile ways of working, in particular agile scrum

Expereience

  • 7+ Years

Location

  • Sweden

Package

  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.