Software Engineer for Cloud and Virtualization Environment – JobCode: SECTEU120218_04 2018-02-12T08:32:26+00:00

Job Description:

  • Design and apply advanced security technologies for security policy analysis and modelling
  • Software design and implementation to demonstrate and visualize the capabilities of prototypes; support integration of security blocks to products
  • Analyze source code and software architectures of existing products/open source projects and contribute enhancements
  • Build cloud environment, run and evaluate tests of developed modules and integrated prototypes
  • Document the design and the evaluation

Requirements:

  • 3+ years of experience in designing and implementing software systems in a high-level language such as Python, Bash, Java, C/C++
  • Experience and knowledge on cloud technologies such as OpenStack and containers (Docker/Kubernetes)
  • Professional knowledge in
    • Software Development, UML/FMC
    • Databases, SQL, noSQL
    • REST, XML, JSON, CBOR, BSON
    • Linux – network / system tools / command line interface
  • Knowledge or experience in the following areas are considered a plus:
    • data modeling (e.g. YANG), information modeling
    • security policy language and security policy modelling
    • machine learning
    • security orchestration
  • Excellent communication skills, team-work spirit and independent working capabilities are required
  • Proficiency in English
  • Must be eligible to work in the European Union to be considered for this position

Location :  Europe

Package:  Highly competitive to match experience and capability

How To Apply: Send your CV to [email protected]

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.