Structural Testing 2017-10-12T16:26:31+00:00

Structural Testing / DFT

Continuously shrinking process nodes have introduced new and complex on-chip variation effects creating new yield challenges. Combined with ever-increasing design complexity with multiple memories, mixed signal blocks and IPs from multiple vendors crammed into a single SoC, Design for Testability (DFT) implementation and signoff has become a major challenge. The T&VS asureDFT services suite help you overcome these challenges by establishing a DFT strategy that delivers improved DFT execution quality and reduced time-to market.


asureDFT Portfolio

yellow_square T&VS DFT Solutions
  • Services
    • Scan ( Compression/ non-compression based on structure of the device and test time requirements)
    • ATPG (stuck-at, at-speed or new faults based on the technology and strategy)
    • Memory BIST with industry standard EDA tools
    • Logic BIST
    • IEEE 1149.1, IEEE1149.6 compliance test controllers (JTAG)
    • Ensuring the design integrity on pre and post DFT by Formal Verification
    • ATE support/ Diagnosis of Structural failures
  • Training
    • DFT Strategy/Structural Testing
    • Exclusive trainings on JTAG, BSCAN, SCAN, MBIST
    • Customized contents for customer requirements
  • Off-the-shelf components
    • JTAG TAP based test controllers and verification frame works (JTAG, IEEE 1149, TAP and its customized Instructions)
    • Test suites for Verifying BSCAN
    • Generating Tester compatible vectors for Post Si validation (ATE)
    • Format conversions with ATE logs for diagnosis
  • Development of DFT methodology
  • Assessment of existing DFT methodology


  • Reduced overhead – no need to hire costly DFT resources
  • End-to-end support – from design to silicon
  • Off the shelf components – reduce DFT turnaround times
  • Training support
  • Flexible business models – ODC, Resource augmentation, Managed services, Turnkey services


Get in Touch

Find Out More

Contact one of our consultants today to discuss your requirements.
No hard sales, just pertinent questions to understand your needs and to discuss how we may be able to help.

Alternatively contact one of our Local Sales Offices.

Get in Touch
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.